



# **Quasi-Resonant PWM Controller**

### **Product Highlights**

- Novel Quasi-resonant operation and proprietary implementation for low EMI
- Enhanced Active Burst Mode with selectable entry and exit standby power
- Active Burst Mode to reach the lowest standby power <100 mW
- Fast startup achieved with cascode configuration
- Digital frequency reduction for better overall system efficiency
- Robust line protection with input OVP and brownout
- Comprehensive protection
- Pb-free lead plating, halogen free mold compound, RoHS compliant

#### Features

- Minimum switching frequency difference between low & high line for higher efficiency & better EMI
- Enhanced Active Burst Mode with selectable entry and exit standby power
- Active Burst Mode to reach the lowest standby power <100 mW</li>
- Fast startup achieved with cascode configuration
- Digital frequency reduction up to 10 zero crossing
- Built-in digital soft start
- Cycle-by-cycle peak current limitation
- Maximum on/off time limitation to avoid audible noise during start up and power down
- Robust line protection with input OVP and brownout
- Auto restart mode protection for VCC Over Voltage, VCC Under Voltage, Over load/Open Loop, Output Over Voltage, Over Temperature and CS (Current Sense) short to GND
- Limited charging current for VCC short to GND
- Pb-free lead plating, halogen free mold compound, RoHS compliant

### 

#### Applications

- Auxiliary power supply for Home Appliances/white Goods, TV, PC & Server
- Blu-Ray player, Set-top box & LCD/LED Monitor

#### Description

The Quasi-Resonant, ICE5QSAG is the 5<sup>th</sup> generation of quasi-resonant controller optimized for off-line switch power supply in cascode configuration. The improved digital frequency reduction with proprietary novel Quasi-Resonant operation offers lower EMI and higher efficiency for wide AC range by reducing the switching frequency difference between low and high line. The enhanced active burst mode enables flexibility in standby power range selection. The product has a wide operating range (10~25.5 V) of IC power supply and lower power consumption. The numerous protection functions including the robust line protection (both input OVP and brownout) to support the protections of the power supply system in failure situations. All of these make the ICE5QSAG an outstanding controller for Quasi-Resonant flyback converter in the market.



#### Figure 1 Typical application

#### Table 1Output Power of 5th generation Quasi-Resonant Controller

Туре	Package	Marking	220V <sub>AC</sub> ±20% <sup>1</sup>	85-300 V <sub>AC</sub> <sup>1</sup>
ICE5QSAG	PG-DSO-8	5QSAG	109 W	60 W

<sup>1</sup> Calculated maximum output power rating in an open frame design at T<sub>a</sub>=50°C, T<sub>J</sub>=125°C. The output power figure is for reference purpose only. The actual power can vary depending on particular designs. Please contact to a technical expert from Infineon for more information.



### **Table of Contents**

	Product Highlights	1
	Features	1
	Applications	1
	Description	
1	Pin Configuration and Functionality	3
2	Representative Block Diagram	4
3	Functional Description	5
3.1	V <sub>CC</sub> Pre-Charging and Typical V <sub>CC</sub> Voltage during Start-up	5
3.2	Soft-start	
3.3	Normal Operation	6
3.3.1	Digital Frequency Reduction	
3.3.1.1	Minimum ZC Count Determination	6
3.3.1.2	Up/down counter	
3.3.1.3	Zero crossing (ZC counter)	
3.3.2	Ringing suppression time	
3.3.2.1	Switch on determination	
3.3.3	Switch off determination	
3.3.4	Modulated gate drive	
3.4	Current limitation	
3.5	Active Burst Mode with selectable power level	
3.5.1	Entering Active Burst Mode Operation	
3.5.2	During Active Burst Mode Operation	
3.5.3	Leaving Active Burst Mode Operation	
3.6	Protection Functions	
4	Electrical Characteristics	
4.1	Absolute Maximum Ratings	
4.2	Operating Range	
4.3	Operating Conditions	
4.4	Internal Voltage Reference	
4.5	Gate Driver	
4.6	PWM Section	
4.7	Current Sense	
4.8	Soft Start	
4.9	Digital Zero Crossing	
4.10	Active Burst Mode	
4.11	Line Over Voltage Protection	
4.12 4.13	Brownout Protection	
4.13	V <sub>CC</sub> Over Voltage Protection	
4.14 4.15	Over Load Protection	
4.15	Output Over Voltage Protection	
4.16	Thermal Protection CS Short to GND Protection	
4.17 4.18	Low side MOSFET	
5	Outline Dimension	
6	Marking	
	Revision History	25



# **1** Pin Configuration and Functionality

The pin configuration is shown in Figure 2 and the functions are described in Table 2.

вс	1. PG-DSO-8	8	
MNE	2	7	
	3	6	I SOURCE
ZOD	4	5	I GATE

### Figure 2 Pin Configuration

#### Table 2Pin Definitions and Functions

Pin	Symbol	Function
1	FB	Feedback & Burst entry/exit control
		<b>FB</b> pin combines the functions of feedback control, selectable burst entry/exit control and overload/open loop protection.
2	VIN	Input Line OVP & Brownout
		<b>VIN</b> pin is connected to the bus via resistor divider (see Figure 1) to sense the line voltage. This pin combines the functions of input Line OVP, Brownout, minimum and maximum ZC count setting between low and high line.
3	CS	Current Sense
		The <b>CS</b> pin is connected to the shunt resistor for the primary current sensing externally and to the PWM signal generator block for switch-off determination (together with the feedback voltage) internally. Moreover, CS pin short to ground protection is sensed by this pin.
4	ZCD	Zero Crossing Detection
		<b>ZCD</b> pin combines the functions of start up, zero crossing detection and output over voltage protection. During the start up, it is used to provide a voltage level to the gate of power switch Q1 (see Figure 1) to charge $V_{CC}$ capacitor.
5	GATE	Gate Drive Output
		This output signal drives the external main power switch Q1 (see Figure 1).
6	SOURCE	SOURCE
		The <b>SOURCE</b> pin is connected to the source of external power switch Q1 (see Figure 1) which is in series connection with internal low side MOSFET and internal VCC diode D.
7	VCC	VCC(Positive Voltage Supply)
		The <b>VCC</b> pin is the positive voltage supply to the IC. The operating range is between $V_{VCC_OFF}$ and $V_{VCC_OVP}$ .
8	GND	Ground
		The <b>GND</b> pin is the common ground of the controller.







Figure 3 Representative Block diagram



# 3 Functional Description

## 3.1 V<sub>cc</sub> Pre-Charging and Typical V<sub>cc</sub> Voltage during Start-up

As shown in Figure 1, once the line input voltage is applied, a rectified voltage appears across the capacitor  $C_{BUS}$ . The pull up resistor  $R_{STARTUP}$  provides a current to charge the  $C_{iss}$  (input capacitance) of Q1 and gradually generate one voltage level. If the voltage over  $C_{iss}$  is high enough, Q1 on and  $V_{CC}$  capacitor will be charged through primary inductance of transformer  $L_P$ , Q1 and internal diode  $D_3$  with two steps constant current source  $I_{VCC\_Charge1}^1$  and  $I_{VCC\_Charge3}^1$ .

A very small constant current source ( $I_{VCC\_Charge1}$ ) is charged to the  $V_{CC}$  capacitor till  $V_{CC}$  reach  $V_{CC\_SCP}$  to protect the controller from  $V_{CC}$  pin short to ground during the startup. After this, the second step constant current source ( $I_{VCC\_Charge3}$ ) is provided to charge the  $V_{CC}$  capacitor further, until the  $V_{CC}$  voltage exceeds the turned-on threshold  $V_{VCC\_ON}$ . As shown in the time phase I in Figure 4, the  $V_{CC}$  voltage increase almost linearly with two steps.



#### Figure 4 VCC voltage and current at start up

The time taking for the  $V_{CC}$  pre-charging can then be approximately calculated as:

$$t_{1} = t_{A} + t_{B} = \frac{V_{VCC\_SCP} \cdot C_{VCC}}{I_{VCC\_Charge1}} + \frac{(V_{VCC\_ON} - V_{VCC\_SCP}) \cdot C_{VCC}}{I_{VCC\_Charge3}}$$
(1)

When the V<sub>CC</sub> voltage exceeds the V<sub>CC</sub> turned on threshold  $V_{VCC_ON}$  at time t<sub>1</sub>, the IC begins to operate with soft start. Due to power consumption of the IC and the fact that there is still no energy from the auxiliary winding to charge the V<sub>CC</sub> capacitor before the output voltage is built up, the V<sub>CC</sub> voltage drops (Phase II). Once the output voltage is high enough, the V<sub>CC</sub> capacitor receives the energy from the auxiliary winding from the time  $t_2$  onward and delivering the I<sub>VCC\_Normal</sub><sup>2</sup> to the controller. The V<sub>CC</sub> then will reach a constant value depending on output load.

 $<sup>^1</sup>$   $I_{VCC\_Charge1/2/3}$  is charging current from the controller to VCC capacitor during start up

<sup>&</sup>lt;sup>2</sup> I<sub>VCC\_Normal</sub> is supply current from VCC capacitor or auxiliary winding to the controller during normal operation

Data Sheet



### 3.2 Soft-start

As shown in Figure 5, at the time  $t_{on}$ , the IC begins to operate with a soft-start. By this soft-start the switching stresses for the MOSFET, diode and transformer are minimized. The soft-start implemented in ICE5QSAG is a digital time-based function. The preset soft-start time is  $t_{SS}$  (12 ms) with 4 steps. If not limited by other functions, the peak voltage on CS pin will increase step by step from 0.3 V to 1 V finally. During the first 3 ms of soft start, the ringing suppression time is set to 25  $\mu$ s to avoid irregular switching due to switch off oscillation noise.



Figure 5 Maximum current sense voltage during soft start

### 3.3 Normal Operation

During normal operation, the ICE5QSAG works with a digital signal processing circuit composing an up/down counter, a zero-crossing counter (ZC counter) and a comparator, and an analog circuit composing a current measurement unit and a comparator. The switch-on and -off time points are each determined by the digital circuit and the analog circuit, respectively. The input information of the zero-crossing signal and the value of the up/down counter are needed to determine the switch-on while the feedback signal  $V_{FB}$  and the current sensing signal  $V_{CS}$  are necessary for the switch-off determination. Details about the full operation of the controller in normal operation are illustrated in the following paragraphs.

### 3.3.1 Digital Frequency Reduction

As mentioned above, the digital signal processing circuit consists of an up/down counter, a ZC counter and a comparator. These three parts are the key to implement digital frequency reduction with decreasing load. In addition, a ringing suppression time controller is implemented to avoid mis-triggering by the high frequency oscillation, when the output voltage is very low under conditions such as soft start period or output short circuit. Functionality of these parts is described as in the following.

### 3.3.1.1 Minimum ZC Count Determination

To reduce the switching frequency difference between low and high line, minimum ZC count determination is implemented. Minimum ZC count is set to 1 if VIN less than  $V_{VIN\_REF}$  which represents for low line. For high line, minimum ZC count is set to 3 after VIN higher than  $V_{VIN\_REF}$ . There is also a hysteresis  $V_{VIN\_REF}$  with certain blanking time  $t_{VIN\_REF}$  for stable AC line selection between low and high line.



### 3.3.1.2 Up/down counter

The up/down counter stores the number of the zero crossing where the main power switch is switched on after demagnetization of the transformer. This value is fixed according to the feedback voltage,  $V_{FB}$ , which contains information about the output power. Indeed, in a typical peak current mode control, a high output power results in a high feedback voltage, and a low output power leads to a low regulation voltage. Hence, according to  $V_{FB}$ , the value in the up/down counter is changed to vary the power MOSFET off-time according to the output power. In the following, the variation of the up/down counter value according to the feedback voltage is explained.

The feedback voltage  $V_{FB}$  is internally compared with three threshold voltages  $V_{FB\_LHC}$ ,  $V_{FB\_HLC}$  and  $V_{FB\_R}$  at each clock period of 48 ms. The up/down counter counts then upward, keep unchanged or count downward, as shown in Table 3.

Table 3	Operation of up/down counter
---------	------------------------------

V <sub>FB</sub>	up/down counter action
Always lower than V <sub>FB_LHC</sub>	Count upwards till n=8/10 <sup>1</sup>
Once higher than $V_{F_{LHC}}$ , but always lower than $V_{FB_{-HLC}}$	Stop counting, no value changing
Once higher than $V_{FB_{-HLC}}$ , but always lower than $V_{FB_{-R}}$	Count downwards till n=1/3 <sup>2</sup>
Once higher than V <sub>FB_R</sub>	Set up/down counter to n=1/3 <sup>2</sup>

The number of zero crossing is limited and therefore, the counter varies among 1 to 8 (for low line) 3 to 10 (for high line) and any attempt beyond this range is ignored. When  $V_{FB}$  exceeds  $V_{FB_R}$  voltage, the up/down counter is reset to 1 (low line) and 3 (high line) in order to allow the system to react rapidly to a sudden load increase. The up/down counter value is also reset to 1 (low line) and 3 (high line) at the start-up time, to ensure an efficient maximum load start up. Figure 6 shows some examples on how up/down counter is changed according to the feedback voltage over time.

The use of two different thresholds  $V_{FB\_LHC}$  and  $V_{FB\_HLC}$  to count upward or downward is to prevent frequency jittering when the feedback voltage is close to the threshold point.





<sup>&</sup>lt;sup>1</sup> n=8 (for low line) and n=10 (for high line)

 $<sup>^{2}</sup>$  n=1 (for low line) and n=3 (for high line)



### 3.3.1.3 Zero crossing (ZC counter)

In the system, the voltage from the auxiliary winding is applied to the ZCD pin through a RC network, which provides a time delay to the voltage from the auxiliary winding. Internally this pin is connected to a clamping network, a zero-crossing detector, an output overvoltage detector and a ringing suppression time controller.

During on-state of the power switch a negative voltage applies to the ZCD pin. Through the internal clamping network, the voltage at the pin is clamped to certain level.

The ZC counter has a minimum value of 1 (for low line) or 3 (for high line) and maximum value of 8 (for low line) or 10 (for high line). After the Q1 (see Figure 1) is turned off, every time when the falling voltage ramp of on SOURCE pin crosses the  $V_{ZCD\_CT}$  threshold, a zero crossing is detected and ZC counter will increase by 1. It is reset every time after the DRIVER output is changed to high.

The voltage  $V_{ZCD}$  is also used for the output over voltage protection. Once the voltage at this pin is higher than the threshold  $V_{ZCD_OVP}$  during off time of the main switch for 10 consecutive pulses, the IC enters output over voltage protection mode.

To achieve the switch on at voltage valley, the voltage from the auxiliary winding is fed to a time delay network (the RC network consists of  $R_{ZC}$  and  $C_{ZC}$  as shown in Figure 1) before it is applied to the zerocrossing detector through the ZCD pin. The needed time delay to the main oscillation signal  $\Delta t$  should be approximately one fourth of the oscillation period,  $T_{OSC}$  (by transformer primary inductor and drain-source capacitor) minus the propagation delay from the detected zero-crossing to the switch-on of the main switch  $t_{delay}$ , theoretically:

$$\Delta t = \frac{T_{OSC}}{4} - t_{delay} \tag{2}$$

This time delay should be matched by adjusting the time constant of the RC network which is calculated as:

$$\tau_{\rm td} = C_{ZC} \cdot \frac{R_{ZC} \cdot R_{ZCD}}{R_{ZC} + R_{ZCD}} \tag{3}$$

### 3.3.2 Ringing suppression time

After Q1 (see Figure 1) is turned off, there will be some oscillation on  $V_{DS}$ , which will also appear on the  $V_{ZCD}$ . To avoid mis-triggering by such oscillations to turn on the Q1, a ringing suppression timer is implemented. This suppression time is depended on the voltage  $V_{ZCD}$ . If the voltage  $V_{ZCD}$  is lower than the threshold  $V_{ZCD_{RS}}$ , a longer preset time  $t_{ZCD_{RS2}}$  is applied. However, if the voltage  $V_{ZCD}$  is higher than the threshold, a shorter time  $t_{ZCD_{RS1}}$  is set.

### 3.3.2.1 Switch on determination

After the gate drive goes to low, it cannot be changed to high during ring suppression time.

After ring suppression time, the gate drive can be turned on when the ZC counter value is higher or equal to up/down counter value.

However, it is also possible that the oscillation between primary inductor and drain-source capacitor damps very fast and IC cannot detect enough zero crossings and ZC counter value will not be high enough to turn on the gate drive. In this case, a maximum off time is implemented. After gate drive has been remained off for the period of  $T_{OffMax}$ , the gate drive will be turned on again regardless of the counter values and  $V_{ZCD}$ . This function can effectively prevent the switching frequency from going lower than 20 kHz. Otherwise it will cause audible noise during start up.

### 3.3.3 Switch off determination

In the converter system, the primary current is sensed by an external shunt resistor, which is connected between source terminal of the internal MOSFET and the common ground. The sensed voltage across

Data Sheet



the shunt resistor  $V_{CS}$  is applied to an internal current measurement unit, and its output voltage  $V_1$  is compared with the regulation voltage  $V_{FB}$ . Once the voltage  $V_1$  exceeds the voltage  $V_{FB}$ , the output flip-flop is reset. As a result, the main power switch is switched off. The relationship between the  $V_1$  and the  $V_{CS}$  is described by (see Figure 3):

#### $V_1 = G_{PWM} \cdot V_{CS} + V_{PWM}$

(4)

To avoid mis-triggering caused by the voltage spike across the shunt resistor at the turn on of the main power switch, a leading edge blanking time,  $t_{LEB}$ , is applied to the output of the comparator. In other words, once the gate drive is turned on, the minimum on time of the gate drive is the leading edge blanking time.

In addition, there is a maximum on time, t<sub>OnMax</sub>, limitation implemented in the IC. Once the gate drive has been in high state longer than the maximum ON time, it will be turned off to prevent the switching frequency from going too low because of long on time.

### 3.3.4 Modulated gate drive

The drive-stage is optimized for EMI consideration. The switch on speed is slowed down before it reaches the power switch Q1 (see Figure 1) turn on threshold. That is a slope control of the rising edge at the output of driver (see Figure 7). Thus the leading switch spike during turn on is minimized.



Figure 7 Gate rising waveform

### 3.4 Current limitation

There is a cycle by cycle current limitation realized by the current limit comparator to provide overcurrent detection. The source current of the MOSFET is sensed via a sense resistor  $R_{CS}$ . By means of  $R_{CS}$  the source current is transformed to a sense voltage  $V_{CS}$  which is fed into the pin CS. If the voltage  $V_{CS}$  exceeds an internal voltage limit, adjusted according to the Line voltage, the comparator immediately turns off the gate drive.

To prevent the Current Limitation process from distortions caused by leading edge spikes, a Leading Edge Blanking time ( $t_{LEB}$ ) is integrated in the current sensing path.

When the main bus voltage increases, the switch on time becomes shorter and therefore the operating frequency is also increased. As a result, for a constant primary current limit, the maximum possible output power is increased which is beyond the converter design limit.

To avoid such a situation, both the internal peak current limit circuit ( $V_{CS}$ ) and the ZC count varies with the bus voltage according to the Figure 8.







### 3.5 Active Burst Mode with selectable power level

At light load condition, the IC enters Active Burst Mode operation to minimize the power consumption. Details about Active Burst Mode operation are explained in the following paragraphs.

The burst mode entry level can be selected by changing the different resistor  $R_{Sel}$  at FB pin. There are 2 levels to be selected with different resistor which are targeted for low range of active burst mode power (Level 1) and high range of active burst mode power (Level 2). The following table shows the control logic for the entry and exit level with the FB voltage.

Level	V <sub>FB</sub>	V <sub>cs</sub>	Entry level	Exit level
			V <sub>FB_EBLX</sub>	$V_{FB\_LB}$
1	$V_{FB} > V_{REF_B}$	$V_{CS_{BL1}} = 0.31 V$	0.90 V	2.75 V
2	$V_{FB} < V_{REF_B}$	$V_{CS_BL2} = 0.35 V$	1.05 V	2.75 V

#### Table 4 Two levels entry and exit active burst mode power

During IC first startup, the internal  $\text{Ref}_{\text{GOOD}}$  signal is logic low when  $V_{\text{CC}} < 4 \text{ V}$ . It will reset the Burst Mode level Detection latch. When the Burst Mode Level Detection latch is low and IC is in OFF state, the FB resistor is isolated from the FB pin and a current source  $I_{\text{sel}}$  is turned on instead.

From  $V_{CC} = 4$  V to Vcc on threshold, the FB pin will start to charge to a voltage level associated with  $R_{Sel}$  resistor. When  $V_{CC}$  reaches Vcc on threshold, the FB voltage is sensed. The burst mode thresholds are then chosen according to the FB voltage level. The Burst Mode Level Detection latch is then set to high. Once the detection latch is set high, any change of the FB level will not change the threshold level. When Vcc reaches  $V_{CC}$  on threshold, a timer of 2 µs is started. After the 2 µs timer ends, the current source is turned off while the FB resistor is connected to FB pin (see Figure 9).





Figure 9 Burst mode detect and adjust

### 3.5.1 Entering Active Burst Mode Operation

For determination of entering Active Burst Mode operation, three conditions apply:

- the feedback voltage is lower than the threshold of  $V_{FB\_EBLX}$
- the up/down counter is 8 for low line and 10 for high line and
- a certain blanking time t<sub>FB\_BEB</sub> (20 ms).

Once all of these conditions are fulfilled, the Active Burst Mode flip-flop is set and the controller enters Active Burst Mode operation. This multi-condition determination for entering Active Burst Mode operation prevents mis-triggering of entering Active Burst Mode operation, so that the controller enters Active Burst Mode operation only when the output power is really low during the preset blanking time.

### 3.5.2 During Active Burst Mode Operation

After entering the Active Burst Mode the feedback voltage rises as V<sub>o</sub> starts to decrease due to the inactive PWM section. One comparator observes the feedback signal if the voltage level  $V_{FB\_BOn}$  is exceeded. In that case the internal circuit is again activated by the internal bias to start with switching. Turn-on of the power MOSFET is triggered by ZC counter with a fixed value of 8 ZC for low line and 10 ZC for high line. Turn-off is resulted if the voltage across the shunt resistor at CS pin hits the threshold  $V_{CS\_BLX}$ .

If the output load is still low, the feedback signal decreases as the PWM section is operating. When feedback signal reaches the low threshold  $V_{FB_BOff}$ , the internal bias is reset again and the PWM section is disabled until next time regulation signal increases beyond the  $V_{FB_BOff}$  threshold. In Active Burst Mode, the feedback signal is changing like a saw tooth between  $V_{FB_BOff}$  and  $V_{FB_BOff}$  (see Figure 10).

### 3.5.3 Leaving Active Burst Mode Operation

The feedback voltage immediately increases if there is a high load jump. This is observed by a comparator. As the current limit is  $V_{CS\_BLX}$  (31% or 35%) during Active Burst Mode, a certain load is needed so that feedback voltage can exceed  $V_{FB\_LB}$ . After leaving active burst mode, maximum current  $V_{CS\_N}$  (100%) can now be provided to stabilize output voltage. In addition, the up/down counter will be set to 1 (low line) or 3 (high line) immediately after leaving Active Burst Mode. This is helpful to reduce the output voltage undershoot.





Figure 10 Signals in Active Burst Mode



### 3.6 **Protection Functions**

The ICE5QSAG provides numerous protection functions which considerably improve the power supply system robustness, safety and reliability. The following table summarizes these protection functions. There are 3 different kinds of protection mode; non switch auto restart, auto restart and odd skip auto restart. The details can refer to the Figure 11, Figure 12 and Figure 13.

Protection Functions	Normal Mode	Burs	t Mode	Protection Mode	
		Burst ON	Burst OFF		
Line Over Voltage	√	V	v	Non switch Auto Restart	
Brownout	V	٧	v	Non switch Auto Restart	
V <sub>CC</sub> Over Voltage	√	V	NA <sup>1</sup>	Odd skip Auto Restart	
V <sub>CC</sub> Under Voltage	√	V	٧	Auto Restart	
Over Load	√	NA <sup>1</sup>	NA <sup>1</sup>	Odd skip Auto Restart	
Output Over Voltage	√	V	NA <sup>1</sup>	Odd skip Auto Restart	
Over Temperature	√	V	٧	Non switch Auto Restart	
CS Short to GND	V	V	NA <sup>1</sup>	Odd skip Auto Restart	

#### Table 5Protection functions

The AC **Line Over Voltage** Protection is detected by sensing bus capacitor voltage through VIN pin via 2 potential divider resistors,  $R_{I1}$  and  $R_{I2}$  (see Figure 1). Once  $V_{VIN}$  voltage is higher than the line over voltage threshold  $V_{VIN\_LOVP}$ , the controller enters Line Over Voltage Protection and it releases the protection mode after  $V_{VIN}$  is lower than  $V_{VIN\_LOVP}$ .

The **Brownout** protection is observed by VIN pin similar to line over voltage Protection method with a different voltage threshold level. When  $V_{VIN}$  voltage is lower than the brownout threshold ( $V_{VIN_BO}$ ), the controller enters Brownout Protection and it releases the protection mode after  $V_{VIN}$  higher than brownin threshold ( $V_{VIN_BO}$ ).

During operation, the V<sub>CC</sub> voltage is continuously monitored. In case of a V<sub>CC</sub> **Under Voltage** or **Over Voltage**, the IC is reset and the main power switch is then kept off. After the V<sub>CC</sub> voltage falls below the threshold V<sub>VCC\_OFF</sub>, the new start up sequence is activated. The V<sub>CC</sub> capacitor is then charged up. Once the voltage exceeds the threshold V<sub>VCC\_ON</sub>, the IC begins to operate with a new soft-start.

In case of open control loop or output **Over Load**, the feedback voltage will be pulled up and exceed  $V_{FB\_OLP}$ . After a blanking time of  $t_{FB\_OLP\_B}$ , the IC enters auto restart mode. The blanking time here enables the converter to provide a peak power in case the increase in  $V_{FB}$  is due to a sudden load increase.

During off-time of the power MOSFET, the voltage at the ZCD pin is monitored for **Output Over Voltage** detection. If the voltage is higher than the preset threshold  $V_{ZCD_OVP}$  for 10 consecutive pulses, the IC enters Output Over Voltage Protection.

If the junction temperature of controller chip exceeds  $T_{jcon_OTP}$ , the IC enters into **Over Temperature** protection (OTP) Non switch auto restart mode. The controller implements with a 40 °C hysteresis. In another word, the controller/IC can only resume from OTP if its junction temperature drops 40 °C from OTP trigger point. The over temperature protection of the controller chip shall prevent turn-on of the power supply if the component temperature is too high. For appropriate system protection, additional measures may have to be taken by the designer.



If the voltage at the current sense pin is shorted and lower than the preset threshold  $V_{CS\_STG}$  with certain blanking time  $t_{CS\_STG\_B}$  for 3 consecutive pulses during on-time of the power MOSFET, the IC enters **CS Short to GND** Protection.

There is also a maximum on time limitation implemented inside the ICE5QSAG. Once the gate voltage is high and longer than  $t_{OnMax}$ , the switch is turned off immediately.



Figure 11 Non switch Auto Restart Mode









Figure 13 Odd skip Auto Restart Mode



# 4 Electrical Characteristics

Attention: All voltages are measured with respect to ground (Pin 8). The voltage levels are valid if other ratings are not violated.

### 4.1 Absolute Maximum Ratings

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. System design needs to ensure not to exceed the maximum limit.

Parameter	Symbol	Limit Val	ues	Unit	Note / Test
		Min.	Max.		Condition
VCC Supply Voltage	V <sub>cc</sub>	-0.3	27	V	
GATE Voltage	$V_{\rm GATE}$	-0.3	27	V	
SOURCE Voltage	VSOURCE	-0.3	27	V	
FB Voltage	V <sub>FB</sub>	-0.3	3.6	V	
ZCD Voltage	V <sub>ZCD</sub>	-0.3	27	V	
CS Voltage	V <sub>CS</sub>	-0.3	3.6	V	
VIN Voltage	V <sub>IN</sub>	-0.3	3.6	V	
Maximum DC current at SOURCE pin	I <sub>SOURCE</sub>	-	0.9	A	Limited by T <sub>j,Max</sub>
Single pulse source current at SOURCE pin	I <sub>S_pulse</sub>	-	5.8	A	Pulse width t <sub>P</sub> =20 µs and limited by T <sub>j,Max</sub>
ESD robustness HBM	$V_{\text{ESD}_{\text{HBM}}}$	-	2000	V	According to
ESD robustness CDM	$V_{\text{ESD}\_\text{CDM}}$	-	500	V	EIA/JESD22
Junction temperature range	TJ	-40	150	°C	
Storage Temperature	T <sub>STORE</sub>	-55	150	°C	
Thermal Resistance Junction- Ambient	R <sub>thJA</sub>	-	185	K/W	Setup according to the JESD51 standard

#### Table 6 Absolute Maximum Ratings



### 4.2 Operating Range

Note: Within the operating range the IC operates as described in the functional description.

#### Table 7Operating Range

Parameter	Symbol	Limit Valu	es	Unit	Remark
		Min.	Max.	V	
VCC Supply Voltage	V <sub>VCC</sub>	V <sub>VCC_OFF</sub>	V <sub>VCC_OVP</sub>		
Junction Temperature of controller	T <sub>jCon_op</sub>	-40	T <sub>jCon_OTP</sub>	°C	Max value limited due to OTP of controller chip

### 4.3 **Operating Conditions**

Note: The electrical characteristics involve the spread of values within the specified supply voltage and junction temperature range  $T_J$  from – 40 °C to 125 °C. Typical values represent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of  $V_{CC} = 18$  V is assumed.

#### Table 8Operating Conditions

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Min. Typ. Max.	Max.		Condition
VCC Charge Current	I <sub>VCC_Charge1</sub>	-0.35	-0.2	-0.09	mA	$\begin{array}{c} V_{\text{VCC}} = 0 \text{ V}, \\ \text{R}_{\text{StartUp}} = 50 \text{ M}\Omega \text{ and} \\ \text{V}_{\text{DRAIN}} = 90 \text{ V} \end{array}$
	I <sub>VCC_Charge2</sub>	-	-3.2	-	mA	$$V_{\text{VCC}}$=3 V,$$R_{\text{StartUp}}$=50 M\Omega and $V_{\text{DRAIN}}$=90 V$$
	I <sub>VCC_Charge3</sub>	-5	-3	-1	mA	V <sub>VCC</sub> =15 V, R <sub>StartUp</sub> =50 MΩ and V <sub>DRAIN</sub> =90 V
Current Consumption, Startup Current	I <sub>VCC_Startup</sub>	-	0.19	-	mA	$V_{VCC}$ =15 V
Current Consumption, Normal	I <sub>VCC_Normal</sub>	-	0.9	-	mA	I <sub>FB</sub> =0 A (No gate switching)
Current Consumption, Auto Restart	I <sub>VCC_AR</sub>	-	320	-	μA	
Current Consumption, Burst Mode	I√ <sub>CC_Burst</sub> Mode	-	0.5	-	mA	V <sub>FB</sub> =1.8 V
VCC Turn-on Threshold Voltage	V <sub>VCC_ON</sub>	15.3	16	16.5	V	
VCC Turn-off Threshold Voltage	V <sub>VCC_OFF</sub>	9.5	10	10.5	V	
VCC Short Circuit Protection Voltage	V <sub>VCC_SCP</sub>	-	1.1	1.9	V	
VCC Turn-off blanking	t <sub>VCC_OFF_B</sub>	-	50	-	μs	



### 4.4 Internal Voltage Reference

#### Table 9 Internal Voltage Reference

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Internal Reference Voltage	V <sub>REF</sub>	3.2	3.3	3.4	V	Measured at pin FB I <sub>FB</sub> =0

### 4.5 Gate Driver

#### Table 10Gate Driver

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Output voltage at logic low	$V_{\text{GATE}_{\text{LOW}}}$	-	-	1.00	V	
Output voltage at logic high	V <sub>GATE_HIGH</sub>	7.5	10	13	V	
Rise Time	t <sub>GATE_RISE</sub>	-	117	-	ns	Cout = 1nF
Fall Time	t <sub>GATE_FALL</sub>	-	27	-	ns	Cout = 1nF

### 4.6 **PWM Section**

#### Table 11 PWM Section

Parameter	Symbol	Limit V	Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Feedback Pull-Up Resistor	R <sub>FB</sub>	11	15	20	kΩ	
PWM-OP Gain	G <sub>PWM</sub>	1.95	2.05	2.15	-	
Offset for Voltage Ramp	<b>V</b> <sub>PWM</sub>	0.42	0.5	0.58	V	
Maximum on time in normal operation	<i>t</i> <sub>OnMax</sub>	20	35	60	μs	
Maximum off time in normal operation	<i>t</i> <sub>OffMax</sub>	24	42.5	71	μs	



### 4.7 Current Sense

#### Table 12Current Sense

Parameter	Symbol	Limit \	/alues		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Peak current limitation in normal operation	V <sub>CS_N</sub>	0.94	1.00	1.06	V	
Leading Edge Blanking time	t <sub>CS_LEB</sub>	118	220	462	ns	
Peak Current Limitation in Active Burst Mode – Level 1	V <sub>CS_BL1</sub>	0.26	0.31	0.36	V	
Peak Current Limitation in Active Burst Mode – Level 2	V <sub>CS_BL2</sub>	0.3	0.35	0.4	V	

### 4.8 Soft Start

#### Table 13Soft Start

Parameter	Symbol	Limit V	Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Soft-Start time	t <sub>SS</sub>	8.5	12	-	ms	
Soft-start time step	$t_{SS_S}^{1}$	-	3	-	ms	
Internal regulation voltage at first step	V <sub>SS1</sub> <sup>1</sup>	-	0.30	-	V	CS peak voltage
Internal regulation voltage step at soft start	V <sub>SS_S</sub> <sup>1</sup>	-	0.15	-	V	CS peak voltage

### 4.9 Digital Zero Crossing

#### Table 14Digital Zero Crossing

Parameter	Symbol	Limit	Values		Unit	Note / Test
		Min.	Тур.	Max.		Condition
Zero crossing threshold voltage	V <sub>ZCD_CT</sub>	60	100	150	mV	
Zero crossing Ringing suppression threshold	V <sub>ZCD_RS</sub>	-	0.45	-	V	
Minimum ringing suppression time	t <sub>ZCD_RS1</sub>	1.5	2.5	4.1	μs	V <sub>ZCD</sub> > V <sub>ZCD_RS</sub> (except 1 <sup>st</sup> 3 ms of soft-start)
Maximum ringing suppression time	t <sub>ZCD_RS2</sub>	-	25	-	μs	$V_{ZCD} < V_{ZCD_{RS}}$
Threshold to reset Up/Down Counter	V <sub>FB_R</sub>	-	2.80	-	V	

<sup>&</sup>lt;sup>1</sup> The parameter is not subjected to production test - verified by design/characterization Data Sheet 19



Threshold for downward counting	V <sub>FB_HLC</sub>	-	2.05	-	V	
Threshold for upward counting	V <sub>FB_LHC</sub>	-	1.55	-	V	
Counter Time	<i>t</i> <sub>COUNT</sub>	-	48	-	ms	
ZCD resistance	R <sub>ZCD</sub>	2.5	3.0	3.5	kΩ	Internal resistor at ZCD pin
VIN voltage threshold for line selection	V <sub>VIN_REF</sub>	1.48	1.52	1.58	V	
Blanking time for VIN voltage threshold for line selection	t <sub>VIN_REF</sub>	-	16	-	ms	

### 4.10 Active Burst Mode

#### Table 15Active Burst Mode

Parameter	Symbol	Limit	Values		Unit	Note / Test
		Min.	Тур.	Max.		Condition
Charging current to select burst mode	I <sub>sel</sub>	2.1	3	3.9	μΑ	
Burst mode selection reference voltage	V <sub>REF_B</sub>	2.65	2.75	2.85	V	
Feedback voltage for entering Active Burst Mode for level 1	V <sub>FB_EBL1</sub>	0.86	0.9	0.94	V	
Feedback voltage for entering Active Burst Mode for level 2	V <sub>FB_EBL2</sub>	1.0	1.05	1.1	V	
Blanking time for entering Active Burst Mode	t <sub>FB_BEB</sub>	-	20	-	ms	
Feedback voltage for leaving Active Burst Mode	V <sub>FB_LB</sub>	2.65	2.75	2.85	V	
Feedback voltage for burst-on	V <sub>FB_BOn</sub>	2.3	2.4	2.5	V	
Feedback voltage for burst-off	V <sub>FB_BOff</sub>	1.9	2.0	2.1	V	

## 4.11 Line Over Voltage Protection

#### Table 16 Line OVP

Parameter	Symbol Limit Values					Note / Test
		Min.	Тур.	Max.		Condition
Line Over Voltage threshold	V <sub>VIN_LOVP</sub>	2.8	2.9	3.0	V	
Line Over Voltage Blanking	t <sub>VIN_LOVP_B</sub>	-	250	-	μs	



### 4.12 Brownout Protection

#### Table 17Brownout Protection

Parameter	Symbol	Limit	Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
BrownIn threshold	V <sub>VIN_BI</sub>	0.63	0.66	0.69	V	
BrownIn Blanking	t <sub>∨IN_BI_B</sub>	-	250	-	μs	
BrownOut threshold	V <sub>VIN_BO</sub>	0.37	0.40	0.43	V	
BrownOut Blanking	t <sub>VIN_BO_B</sub>	-	250	-	μs	

### 4.13 V<sub>cc</sub> Over Voltage Protection

#### Table 18 Vcc Over Voltage Protection

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
VCC Over Voltage threshold	V <sub>VCC_OVP</sub>	24	25.50	27	V	
VCC Over Voltage blanking	t <sub>VCC_OVP_B</sub>	-	50	-	μs	

### 4.14 Over Load Protection

#### Table 19Overload Protection

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Over Load Detection threshold for OLP protection at FB pin	V <sub>FB_OLP</sub>	2.65	2.75	2.85	V	
Over Load Protection Blanking Time	t <sub>FB_OLP_B</sub>	-	30	-	ms	

### 4.15 Output Over Voltage Protection

#### Table 20Output OVP

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Output Over Voltage threshold	V <sub>ZCD_OVP</sub>	1.9	2	2.1	V	
Output Over Voltage Blanking Pulse	P <sub>ZCD_OVP_B</sub>	-	10	-	pulse	Consecutive Pulse



### 4.16 Thermal Protection

#### Table 21Thermal Protection

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Over temperature protection <sup>1</sup>	T <sub>jcon_OTP</sub>	129	140	150	°C	Junction temperature of the controller chip
Over temperature Hysteresis <sup>1</sup>	T <sub>jHYS_OTP</sub>	-	40	-	°C	
Over temperature Blanking Time	<i>t</i> <sub>jcon_OTP_B</sub>	-	50	-	μs	

### 4.17 CS Short to GND Protection

#### Table 22CS Short to GND Protection

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
CS Short to Gnd Protection	V <sub>CS_STG</sub>	0.06	0.10	0.15	V	
CS Short to Gnd Consecutive Trigger	P <sub>CS_STG</sub>	-	3	-	cycle	
CS Short to Gnd Sample period	t <sub>cs_stg_sam</sub>	2.3	5	-	μs	

### 4.18 Low side MOSFET

#### Table 23Low side MOSFET

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Drain Source On-Resistance	$R_{\rm DSon}$	-	0.22	0.29	Ω	<i>T</i> j = 25°C
		-	0.31 <sup>1</sup>	-	Ω	<i>T</i> j = 125°C

<sup>&</sup>lt;sup>1</sup> The parameter is not subjected to production test - verified by design/characterization Data Sheet 22





Figure 14 PG-DSO-8

Data Sheet



## 6 Marking



Figure 15 Marking for ICE5QSAG



# **Revision History**

### Major changes since the last revision

Page or Reference	Description of change
1	Updated features and description
3	Updated Table 2
5, 6, 8, 9, 10,11,13, 14	Typo error

#### Trademarks of Infineon Technologies AG

AURIX™, C166<sup>™</sup>, CanPAK<sup>™</sup>, CIPOS<sup>™</sup>, CoolGaN<sup>™</sup>, CoolMOS<sup>™</sup>, CoolSET<sup>™</sup>, CoolSiC<sup>™</sup>, CORECONTROL<sup>™</sup>, CROSSAVE<sup>™</sup>, DAVE<sup>™</sup>, Di-POL<sup>™</sup>, DrBlade<sup>™</sup>, EasyPIM<sup>™</sup>, EconoBRIDGE<sup>™</sup>, EconoDUAL<sup>™</sup>, EconoPACK<sup>™</sup>, EconoPIM<sup>™</sup>, EiceDRIVER<sup>™</sup>, eupec<sup>™</sup>, FCOS<sup>™</sup>, HITFET<sup>™</sup>, HybridPACK<sup>™</sup>, Infineon<sup>™</sup>, ISOFACE<sup>™</sup>, ISOFACE<sup>™</sup>, IsoPACK<sup>™</sup>, i-Wafer<sup>™</sup>, MIPAQ<sup>™</sup>, ModSTACK<sup>™</sup>, my-d<sup>™</sup>, NovalithIC<sup>™</sup>, OmniTune<sup>™</sup>, OPTIGA<sup>™</sup>, OptiMOS<sup>™</sup>, ORIGA<sup>™</sup>, POWERCODE<sup>™</sup>, PRIMARION<sup>™</sup>, PrimePACK<sup>™</sup>, PrimeSTACK<sup>™</sup>, PROFET<sup>™</sup>, PRO-SIL<sup>™</sup>, RASIC<sup>™</sup>, REAL3<sup>™</sup>, ReverSave<sup>™</sup>, SatRIC<sup>™</sup>, SIEGET<sup>™</sup>, SIPMOS<sup>™</sup>, SmartLEWIS<sup>™</sup>, SOLID FLASH<sup>™</sup>, SPOC<sup>™</sup>, TEMPFET<sup>™</sup>, thinQ!<sup>™</sup>, TRENCHSTOP<sup>™</sup>, TriCore<sup>™</sup>.

Trademarks updated August 2015

#### Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-03-10 Published by Infineon Technologies AG 81726 München, Germany

© 2017 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

**Document reference** 

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie") .

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonable be expected to result use thereof can reasonably be expected to result in personal injury.