

## QSFP-DD-400G-LR8

### 400GBase-LR8 QSFP-DD Optical Transceiver

Hot Pluggable, +3.3V, LC, 1310nm, SMF, 10km, Commercial Temperature

#### FEATURES

- Compliant with IEEE 802.3bs standard:
  - 400GBASE-LR8 optical interface
  - 400GAUI-8 electrical interface
- Compliant with QSFP-DD MSA HW Rev 5.0 with duplex LC connector
- Compliant with QSFP-DD CMIS Rev 4.0
- Two wire serial Interface with digital diagnostic monitoring
- Complies with EU Directive 2011/65/EU (RoHS compliant)
- Class 1 Laser
- Commercial Operating Temperature Range: 0 to 70°C

#### APPLICATIONS

- 400GBASE-LR8 Ethernet
- Telecom Networking
- Data Centre Interconnect

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Storage Temperature	$T_s$	-40		85	°C	
Supply Voltage	$V_{CC}$	-0.5		3.6	V	
Relative Humidity (non-condensing)	RH	5		95	%	
Data Input Voltage Differential	$ V_{DIP}-V_{DIN} $	-		1	V	
Control Input Voltage	$V_I$	-0.3		$V_{CC}+0.5$	V	
Control Output Current	$I_o$	-20		20	mA	

## RECOMMENDED OPERATING ENVIRONMENT

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Operating Case Temperature	$T_{OPR}$	0	-	70	°C	
Power Supply Voltage	$V_{CC}$	3.135	3.3	3.465	V	
Instantaneous peak current at hot plug	$I_{CC\_IP}$	-	-	5600	mA	
Sustained peak current at hot plug	$I_{CC\_SP}$	-	-	4620	mA	
Maximum Power Dissipation	$P_D$	-	-	14	W	1
Maximum Power Dissipation, Low Power Mode	$P_{DLP}$	-	-	1.5	W	
Signalling Speed per Lane	DRL	-	26.5625	-	GBd	
Control Input Voltage High	$V_{IH}$	$V_{CC} \cdot 0.7$	-	$V_{CC} + 0.3$	V	
Control Input Voltage Low	$V_{IL}$	-0.3	-	$V_{CC} \cdot 0.3$	V	
Two Wire Serial Interface Clock Rate	-	-	-	400	kHz	
Power Supply Noise	-	-	-	66	mVpp	
Rx Differential Data Output Load	-	-	100	-	Ohm	
Operating Distance	-	2	-	10000	m	

Note:

1. Power class 7 module as per QSFP-DD MSA HW specification

## OPTICAL PARAMETERS

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
<b>TRANSMITTER</b>						
Wavelength L0	$\lambda_{C0}$	1272.55	1273.55	1274.54	nm	
Wavelength L1	$\lambda_{C1}$	1276.89	1277.89	1278.89	nm	
Wavelength L2	$\lambda_{C2}$	1281.25	1282.26	1283.27	nm	
Wavelength L3	$\lambda_{C3}$	1285.65	1286.67	1287.68	nm	
Wavelength L4	$\lambda_{C4}$	1294.53	1295.56	1296.59	nm	
Wavelength L5	$\lambda_{C5}$	1299.02	1300.06	1301.09	nm	
Wavelength L6	$\lambda_{C6}$	1303.54	1304.59	1305.63	nm	
Wavelength L7	$\lambda_{C7}$	1308.09	1309.14	1310.19	nm	
Side Mode Suppression Ratio	SMSR	30	-	-	dB	
Total Average Launch Power	$AOP_T$	-	-	13.2	dBm	
Average Launch Power, each lane	$AOP_L$	-2.8	-	5.3	dBm	1
Outer Optical Modulation Amplitude (OMA <sub>outer</sub> ), each Lane	$T_{OMA}$	0.2	-	5.7	dBm	
Difference in Launch Power between any two Lanes (OMA <sub>outer</sub> )	$D_{T\_OMA}$	-	-	4	dB	
Launch Power in OMA <sub>outer</sub> minus TDECQ, each lane	$T_{OMA-TDECQ}$	-1.2	-	-	dBm	
Transmitter and Dispersion Eye Closure for PAM4 (TDECQ), each lane	TDECQ	-1.1	-	-	dB	
TDECQ -10log <sub>10</sub> (Ceq)	-	-	-	3.1	dB	
Average Launch Power of OFF Transmitter, each lane	$T_{OFF}$	-	-	-30	dBm	
Extinction Ratio	ER	3.5	-	-	dB	

CONTINUED

<b>RIN<sub>15OMA</sub></b>	RIN	-	-	-132	dB/Hz	
<b>Optical Return Loss Tolerance</b>	ORL	-	-	15.1	dB	
<b>Transmitter Reflectance</b>	T <sub>R</sub>	-	-	-26	dB	2
<b>RECEIVER</b>						
<b>Wavelength L0</b>	λ <sub>C0</sub>	1272.55	1273.55	1274.54	nm	
<b>Wavelength L1</b>	λ <sub>C1</sub>	1276.89	1277.89	1278.89	nm	
<b>Wavelength L2</b>	λ <sub>C2</sub>	1281.25	1282.26	1283.27	nm	
<b>Wavelength L3</b>	λ <sub>C3</sub>	1285.65	1286.67	1287.68	nm	
<b>Wavelength L4</b>	λ <sub>C4</sub>	1294.53	1295.56	1296.59	nm	
<b>Wavelength L5</b>	λ <sub>C5</sub>	1299.02	1300.06	1301.09	nm	
<b>Wavelength L6</b>	λ <sub>C6</sub>	1303.54	1304.59	1305.63	nm	
<b>Wavelength L7</b>	λ <sub>C7</sub>	1308.09	1309.14	1310.19	nm	
<b>Damage Threshold, each Lane</b>	AOP <sub>D</sub>	6.3	-	-	dBm	
<b>Average Receive Power, each Lane</b>	AOP <sub>R</sub>	-9.1	-	5.3	dBm	
<b>Receive Power (OMAouter), each Lane</b>	OMA <sub>R</sub>	-	-	5.7	dBm	
<b>Difference in Receive Power between any two Lanes (OMAouter)</b>	D <sub>R_OMA</sub>	-	-	4.5	dB	
<b>Receiver Reflectance</b>	RR	-	-	-26	dB	
<b>Receiver Sensitivity (OMAouter), each Lane</b>	S <sub>OMA</sub>	-	-	-7.1	dBm	3
<b>Stressed Receiver Sensitivity (OMAouter), each Lane</b>	SRS	-	-	-4.7	dBm	4

Note:

1. Average launch power, each lane (min) is informative and not the principal indicator of signal strength
2. Transmitter reflectance is defined looking into the transmitter
3. Receiver sensitivity (OMAouter), each lane (max) is informative and is defined for a transmitter with SECQ of 0.9dB
4. Measured with conformance test signal at TP3 for the BER = 2.4x10<sup>-4</sup>


## ELECTRICAL CHARACTERISTICS (High Speed Signal - Compliant with IEEE 802.3 400GAUI-8)

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
<b>TRANSMITTER (Module Input)</b>						
Differential pk-pk input Voltage tolerance		900	-	-	mV	
Differential termination mismatch		-	-	10	%	
Single-ended voltage tolerance range		-0.4	-	3.3	V	
DC common mode Voltage		-350	-	2850	mV	
<b>RECEIVER (Module Output)</b>						
AC common-mode output Voltage (RMS)		-	-	17.5	mV	
Differential output Voltage		-	-	900	mV	
Near-end Eye height, differential		70	-	-	mV	
Far-end Eye height, differential		30	-	-	mV	
Far end pre-cursor ratio		-	-	2.5	%	
Differential Termination Mismatch		-	-	10	%	
Transition Time (min, 20% to 80%)		9.5	-	-	ps	
DC common mode Voltage		-350	-	2850	mV	


## ELECTRICAL CHARACTERISTICS (Low Speed Signal - Compliant with QSFP-DD HW Rev 5.1)

Parameter	Symbol	Min.	Max.	Unit	Condition
Module output SCL and SDA	$V_{OL}$	0	0.4	V	
Module Input SCL and SDA	$V_{IL}$	-0.3	$V_{CC} \cdot 0.3$	V	
	$V_{IH}$	$V_{CC} \cdot 0.7$	$V_{CC} + 0.5$	V	
InitMode, ResetL and ModSelL	$V_{IL}$	-0.3	0.8	V	
	$V_{IH}$	2	$V_{CC} + 0.3$	V	
IntL	$V_{OL}$	0	0.4	V	
	$V_{OH}$	$V_{CC} - 0.5$	$V_{CC} + 0.3$	V	

# PIN ASSIGNMENT



Bottom side viewed from bottom




Top side viewed from top

Pin definitions of the module high speed inputs/outputs

Pin	Logic	Symbol	Definition	Pin	Logic	Symbol	Definition
1		GND	Ground	39		GND	Ground
2	CML-I	Tx2n	Transmitter Inverted Data Input	40	CML-I	Tx6n	Transmitter Inverted Data Input
3	CML-I	Tx2p	Transmitter Non-inverted Data Input	41	CML-I	Tx6p	Transmitter Non-inverted Data Input
4		GND	Ground	42		GND	Ground
5	CML-I	Tx4n	Transmitter Inverted Data Input	43	CML-I	Tx8n	Transmitter Inverted Data Input
6	CML-I	Tx4p	Transmitter Non-inverted Data Input	44	CML-I	Tx8p	Transmitter Non-inverted Data Input
7		GND	Ground	45		GND	Ground
8	LVTTTL-I	ModSelL	Module Select	46		Reserved	
9	LVTTTL-I	ResetL	Module Reset	47		VS1	Module Vendor Specific 1
10		VccRx	+3.3V Power Supply Receiver	48		VccRx1	3.3V Power Supply
11	LVCMS-I/O	SCL	2-wire serial interface clock	49		VS2	Module Vendor Specific 2
12	LVCMS-I/O	SDA	2-wire serial interface data	50		VS3	Module Vendor Specific 3
13		GND	Ground	51		GND	Ground
14	CML-O	Rx3p	Receiver Non-inverted Data Output	52	CML-O	Rx7p	Receiver Non-inverted Data Output
15	CML-O	Rx3n	Receiver Inverted Data Output	53	CML-O	Rx7n	Receiver Inverted Data Output
16		GND	Ground	54		GND	Ground
17	CML-O	Rx1p	Receiver Non-inverted Data Output	55	CML-O	Rx5p	Receiver Non-inverted Data Output
18	CML-O	Rx1n	Receiver Inverted Data Output	56	CML-O	Rx5n	Receiver Inverted Data Output
19		GND	Ground	57		GND	Ground
20		GND	Ground	58		GND	Ground
21	CML-O	Rx2n	Receiver Inverted Data Output	59	CML-O	Rx6n	Receiver Inverted Data Output
22	CML-O	Rx2p	Receiver Non-inverted Data Output	60	CML-O	Rx6p	Receiver Non-inverted Data Output
23		GND	Ground	61		GND	Ground
24	CML-O	Rx4n	Receiver Inverted Data Output	62	CML-O	Rx8n	Receiver Inverted Data Output
25	CML-O	Rx4p	Receiver Non-inverted Data Output	63	CML-O	Rx8p	Receiver Non-inverted Data Output
26		GND	Ground	64		GND	Ground
27	LVTTTL-O	ModPrsL	Module Present	65		NC	Not connected
28	LVTTTL-O	IntL	Interrupt	66		Reserved	
29		VccTx	+3.3V Power Supply Transmitter	67		VccTx1	3.3V Power Supply
30		Vcc1	+3.3V Power Supply	68		Vcc2	3.3V Power Supply
31	LVTTTL-I	InitMode	Initialization mode	69		Reserved	
32		GND	Ground	70		GND	Ground
33	CML-I	Tx3p	Transmitter Non-inverted Data Input	71	CML-I	Tx7p	Transmitter Non-inverted Data Input
34	CML-I	Tx3n	Transmitter Inverted Data Input	72	CML-I	Tx7n	Transmitter Inverted Data Input
35		GND	Ground	73		GND	Ground
36	CML-I	Tx1p	Transmitter Non-inverted Data Input	74	CML-I	Tx5p	Transmitter Non-inverted Data Input
37	CML-I	Tx1n	Transmitter Inverted Data Input	75	CML-I	Tx5n	Transmitter Inverted Data Input
38		GND	Ground	76		GND	Ground

# RECOMMENDED HOST BOARD



Recommended QSPF-DD Host Board Schematic

## TIMING FOR SOFT CONTROL & STATUS FUNCTIONS

Parameter	Symbol	Min.	Max.	Unit	Notes
MgmtInit Duration		-	2000	ms	
ResetL Assert Time	t_reset_init	10	-	μs	
IntL Assert Time	ton_IntL	-	200	ms	
IntL Deassert Time	toff_IntL	-	500	μs	
Rx LOS Assert Time (fast mode)	ton_losf	-	1	ms	
Rx LOS Deassert Time (fast mode)	toff_losf	-	3	ms	
Tx Fault Assert Time	ton_Txfault	-	200	ms	
Flag Assert Time	ton_flag	-	200	ms	
Mask Assert Time	ton_mask	-	100	ms	
Mask Deassert Time	toff_mask	-	100	ms	
Module Select Wait Time	ModSelL Wait Time	-	N/A		

## I/O TIMING FOR SQUELCH & DISABLE

Parameter	Symbol	Min.	Max.	Unit	Notes
Rx Squelch Assert Time	ton_Rxsq	-	15	ms	
Rx Squelch Deassert Time	toff_Rxsq	-	1500	ms	Depends on DSP timing
Tx Squelch Assert Time	ton_Txsq	-	400	ms	
Tx Squelch Deassert Time	toff_Txsq	-	1500	ms	Depends on DSP timing
Tx Disable Assert Time (fast mode)	ton_Txdisf	-	3	ms	
Tx Disable Deassert Time (fast mode)	toff_Txdisf	-	10	ms	
Rx Output Disable Deassert Time	toff_Rxdis	-	100	ms	
Rx Output Disable Assert Time	ton_Rxdis	-	100	ms	
Squelch Disable Assert Time	ton_sqdis	-	N/A	ms	Not support
Squelch Disable Deassert Time	toff_sqdis	-	N/A	ms	Not support

## DIGITAL DIAGNOSTICS

Parameter	Range	Accuracy	Unit	Calibration
Temperature	0 to 70	±3	°C	Internal
Voltage	0 to V <sub>CC</sub>	0.1	V	Internal
Tx Bias Current (Each Lane)	0 to 100	10%	mA	Internal
Tx Output Power (Each Lane)	-2.8 to +5.3	±3	dB	Internal
Rx Receive Power (Each Lane)	-9.1 to +5.3	±3	dB	Internal

**MECHANICAL SPECIFICATIONS (UNIT: mm)**

